恩智浦社招精选职位推荐

↑ 点击上方蓝字关注我们获取更多信息

恩智浦致力于打造安全的连接和基础设施解决方案，为智慧生活保驾护航。作为一家全球性的大型技术公司，我们正在造就许多能够改变世界的智能应用，在汽车、工业和物联网、移动和通信基础设施等领域深耕技术。

小编为大家精选了一些热招职位，

快来看看有没有你心仪的吧！

恩智浦期待你的加入！

如何申请？

申请方式①

将简历投递至：[e-mail]

邮件注明：姓名+申请职位+工作城市

申请方式②

点击文末"阅读全文"，

找到职位，输入职位编号(R-100*****)

了解完整版JD

进行申请！

Senior MCU Systems & Applications Engineer 

Location: Beijing

R-10029580

点击展开职位描述

Responsibilities:

• Support new MCU product development and promotion by providing evaluation board design, system use case, example code, application notes, etc.

• Develop reference solutions for our MCUs.

• Provide technical support and training to our customers.

Requirements:

• Master' s degree major in related field with 2+ years of experience in ARM Cortex-M based Microcontrollers, popular peripherals such as UART, SPI, I2C, ADC, etc.

• Skilled in embedded software development in C.

• Experience with NXP LPC/Kinetis MCU and SDK is a plus.

• Experience with motor control or power conversion is a plus.

Principal SoC Design & Verification Engineer 

Location: Shanghai/Suzhou/Tianjin

R-10028217/R-10029885/R-10028217

点击展开职位描述

Responsibilities:

• Block-level verification based on SystemVerilog & UVM methodology for the complex new IP design and SoC fabric verification.

• Responsible for verification plan quality, verification result/design target cross-check, test case development to have better coverage and verification quality. Co-work with functional verification team to ensure the complex SoC verification functional coverage and quality.

Requirements:

• Bachelor or Master' s degree major in related fields.

• Solid knowledge and experience in C/C++/Verilog/System Verilog/UVM programming languages, familiar with IC simulation & debug flow and tools, testbench build, Unix/Linux environment, tcl/perl script, etc.

Principal Digital IP Design Engineer

Location: Suzhou

R-10028565

点击展开职位描述

Responsibilities:

• Develop RTL for digital IPs or subsystems based on architectural requirements.

• Build testbench, create tests to verify digital IPs, and then report coverage of verification.

• Develop functional timing constraints for IPs.

• Run IP check flows of Lint, CDC/RDC, DFT, Synthesis, etc.

Requirements:

• Master’s degree in Microelectronics, Electronics, Electrical Engineering, Computer Science or relevant disciplines with 5+ years of work experience in RTL Design and Verification.

• Mandatory Tool Exposure: NCSim/VCS, Spyglass or Questa LINT/CDC.

• Mandatory Skills: Verilog/SystemVerilog.

• Automation Tools: Shell, TCL, Perl, Python, etc.

Principal Analog/ Mixed-Signal IP Design Engineer

Location: Suzhou 

R-10029667

点击展开职位描述

Responsibilities:

• Responsible for analog / mixed-signal IP architecture definition and IP design for ARM-based MCU/MPU product development

• Independent IP schematic design / analog & mix-signal simulation/ layout design / IP view generation / technical documentation

Requirements:

• Master degree in microelectronics, electronic engineering or relevant disciplines with 8+ years analog / mixed-signal IP design experience

• Familiar with analog/mixed-signal IP design, simulation, integration and validation flow with industrial standard EDA tools and test equipment.

• Familiar with design EDA tool: Cadence Virtuoso, Hspice/Spectre, Calibre, Matlab, QRC, etc.

Principal Design Emulation and Validation Engineer 

Location: Suzhou

R-10029877

点击展开职位描述

Responsibilities:

• Define the Emulation(FPGA/Zebu/Veloce) development plan according to the requirement from the different functional team.

• Build and delivery Emulation(FPGA/Zebu/Veloce) platform to other functional team before silicon coming back

Requirements:

• Bachelor or master degree in related fields with 5+ years experiences in related fields.

• Familiar with Xilinx FPGA device structure & synplicity tools (synplify_premier, identify, certify) & Xilinx PAR tools.

• Experienced in FPGA design & simulation environment setup.

• Good understanding of the FPGA timing, FPGA clocking. Must be proficient in Verilog HDL.

• Familiar with logic simulators and debug tools (VCS, NCSIM, Verdi and etc.).

• Working knowledge in C/C++, Makefile.

• Experience in ARM M0+, M4 and M7 based MCU is a strong plus.

• Fluent English (both written and spoken) and excellent communication skills.

Principal Mixed Signal Design Engineer 

Location: Tianjin

R-10029666

点击展开职位描述

Responsibilities:

• Design, implement and verify analog/mixed-signal IP.

• Provide technical guidance to layout, application, and validation engineers.

• Create thorough review documentation and follow established design flow.

• Interface with digital & SOC team to define architecture.

Requirements:

• Master's degree in related field with 8 years+ experience，in Electrical Engineering.

• Strong skills in designing various analog/mixed-signal blocks. Familiar with design/simulation/verification tools. 

• Lab and test equipment skills for debug, characterization, and validation of designs.

• Good English written and oral communication skill.

Principal SoC Design Validation Engineer 

Location: Tianjin

R-10029868

点击展开职位描述

Responsibilities:

• Perform pre-silicon validation activities in emulation environment to pre-coding validation test case and design issue debug.

• Perform post-silicon validation activities including preparation of validation plans and coding of test cases and validation execution, MCU/MPU(Coretx-M/A) reference manual review, and validation report release.

• Customer issues support with internal team.

Requirements:

• Master's degree in related field with 8 years+ experience in EE/Communication/Computer Science.

• Understanding of ARM based MCU/MPU(Coretx-M/A) architecture and system application.

• Familiar with embedded popular IDE tools, e.g. ADS/DS-5, IAR, Keil, CodeWarrior.

• Good at embedded C program coding and compiler knowledge.

• Good English reading, writing and communication skills.

Principal SoC DFT Engineer

Location: Tianjin

R-10029850

点击展开职位描述

Responsibilities:

• Proficiency in whole DFT architecture definition.

• Setup and maintain DFT flow, familiar with script language. 

• Be responsible for definition and implementation different schemes of DFT aspects.

• Experience RTL/netlist simulation, good debug capability , familiar with Verilog.

• Experience with ATE on-line debugging and DFT diagnosis. 

Requirements:

• Bachelor or master' s degree in related fields with 8+ years experience in related fields.

• Know about the knowledge of Design for Test.

Senior Android Software Engineer

Location: Shanghai

R-10028536

点击展开职位描述

Responsibilities:

• Knowledge of NFC, SmartCards, MIFARE, JavaCard, SIM Cards, EMVCo, UWB.

• Knowledge of Cryptographic algorithms & security protocols.

• Nice to have experienced in board bring up activities.

• Knowledge of Shell scripting and language like Perl, Python.

• Broad view of SW testing methods and test automation.

Requirements:

• Bachelor or Master degree in the related fields with relevant experience of at least 5-7 years.

• Hands on experience in Linux/Android OS development (Middleware, Framework etc.) with highly proficient in C++ and Java.

• Very good fundamental knowledge of OS architecture.

• Expert in working with Android Open Source Project (AOSP) and good know-how of open source contribution and licensing terms.

• Fluent with GIT repositories, Android builds and related tooling (repo, Gnu make).

Senior DFT Design Engineer

Location: Shanghai

R-10029255

点击展开职位描述

Responsibilities:

• Tessent MBIST flow implementation/ automation.

• Scan/EDT insertion and ATPG with Mentor tools.

• Verification of DFT Logic and analysis of fault coverage.

• Timing analysis for DFT Modes.

• ATE pattern delivery and bring-up.

• Travelling for ATE bring-up (to US/Taiwan site) may needed but not mandatory.

Requirements:

• Bachelor or Master degree in the related fields with 1-3 years DFT industry experience.

• Candidate MUST be MS degree or above in CS/EE or related technical field(s).

• Knowledge of Logic design & Static timing analysis.

• Knowledge of Verilog, SV and any scripting language (perl, etc).

Principlal RF AE

Location: Shanghai

R-10027937

点击展开职位描述

Responsibilities:

• Candidate need to hold a Bachelor or Master degree in electrical engineering.

• Direct experience in designing high-power RF transistor internal-matching networks using LDMOS/GaN, or direct experience working with high power RF products at the RF system level is desired.

Requirements:

• Bachelor or Master degree in the related fields with 5+ years of experience in RF circuits design.

• Hands-on experience with board level tuning and optimization of matching networks.

• Experience and understanding of power amplifier, circuit linearization and high-efficiency design techniques.

• Microwave measurement techniques (s-parameters, loadpull setups, VNA calibration techniques, spectrum analyzers, etc).

Principal Packaging Engineer

Location: Tianjin

R-10025483

点击展开职位描述

Responsibilities:

• Focusing on FCCSP (Flip Chip CSP) package process development

• Define and validate package designs, materials and processes used for development of new products for NXP. Develop DOE’s and tests to evaluate suitability and reliability of package solutions. Work with the Business Lines and the factories (both internal to NXP and OSAT) to qualify the package/product solutions.

• Manage the package process using industry standard project management tools.

• Develop solutions by working closely with Package Innovation teams (Design, Materials, Modeling (electrical/thermal/mechanical) and Package Processing).

Requirements:

• Bachelor or Master degree in related fields with 3~5 years of FCCSP package/process development work experience is highly preferred.

• Working knowledge of various IC packages like QFP, QFN, BGA, flip chip, wafer level fan-in and fan-out is a plus.

• Ability to work in a dynamic fast-paced environment, flexible and capable of adapting to changes while collaborating with teams at engineering and management levels, both globally and locally.

Principal RF FAE

Location: Shenzhen

R-10031642

点击展开职位描述

Responsibilities:

• Provide RF expertise technical support and consultancy to mobile customers during from NPI, design-in to mass production.

• Support technical RF related activities from RF front-end definition,  schematic/PCB design, RF performance optimization to RF issue debugging.

• Build and maintain technical product trainings for customers like docs, boards / reference design, trainings for RF products.

Requirements:

•  Bachelor or Master degree in electronic/electrical engineering, RF science with 8+ years of design experience with RF, mobile phone and 3+ years of experience in customer support.

• Good communication skill in English.

• Excellent understanding of RF functionals, communication theory, wireless system like Cellular LTE/ 5G, WIFI, BT,GPS, and UWB.

往期推荐

You want more than just a job? 

Build your career with NXP.

点一点告诉大家你也"在看" ↓