博文速递：Timing path types
作者：VLSI UNIVERSE
Timing path types
In the post - timing paths - we discussed about timing paths and common components of a timing path. We also discussed that the type of a timing path is perceived by its components, the elements encountered in reference path, the elements encountered in constrained path and the type of check between reference signal and constrained signal. We also discussed how these signal traversals are differentiated into different components of timing paths - startpoint, endpoint, launch clock path and capture clock path. Based on these, we can categorize the timing paths into broadly following categories. We will not talk about min/hold and max/setup paths, but each of below categories can further be differentiated into these based upon the type of check being formed. Also, it is to be noted that every timing path is, essentially, either of the type of a generic timing path or a modeling in some or the other form of a generic timing path as shown in figure 1.
Figure 1: Generic timing path
Reg-to-reg paths: The timing path where both "startpoint" and "endpoint" are sequential elements, e.g. a flip-flop, a latch or a memory element is termed as a reg-to-reg path in common terminology.
In-to-reg path: The timing path where "startpoint" is an input port and "endpoint" is a sequential element, is termed as in-to-reg path.
Reg-to-out path: Here, "startpoint" is a sequential element and "endpoint" is an output port.
In-to-out path: In this type of path, "startpoint" is an input port and "endpoint" is and output port.
Clock gating paths: In this type of path, "startpoint" can be any out of sequential element, input port or output port. The endpoint is usually input pin of either a combinational gate or an Integrated Clock Gating cell (ICG). The common scenario involved is to time the arrival of constrained signal (termed as enable in clock gating paths) such that complete pulses of clock as reference signal are transmitted and there is no glitch at the output of the "endpoint".
Min-pulse-width-check paths: Here, both reference and constrained path, both are clock paths and common right from source till "endpoint". This type of path compares the latest arrival of rise transition of the clock with respect to the earliest arrival of fall transition of clock and vice-versa. The nature of check is max check only.
Data check paths: In this type of paths, both reference signal and constrained signal are data launched by a clock signal.
Point-to-point paths: The paths with only constrained signal are called as point-to-point paths. "startpoint" as well "endpoint" can be any sequential or combinational pin or port.
This article is from VLSI UNIVERSE：https://vlsiuniverse.blogspot.com/
If any content of this article infringes, please contact us to remove this article.
本文内容仅代表作者观点，不代表平台观点。
如有任何异议，欢迎联系我们。
如有侵权，请联系删除。
2021年的第一场雪！英特尔2020年Q4财报解读
Tcl与Design Compiler ：其他的时序约束选项（2）
博文速递：Stacked MOSFETs in analog layout
科普：Bandgap是什么？